

19 | Instruction Lists

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
00	BRK	Stack/Interrupt	x	x	x	2**	7 ⁹
01	ORA	DP Indexed Indirect,X	x	x	x	2	6 ^{1,2}
02	COP	Stack/Interrupt			x	2**	7 ⁹
03	ORA	Stack Relative			x	2	4 ¹
04	TSB	Direct Page		x	x	2	5 ^{2,5}
05	ORA	Direct Page	x	x	x	2	3 ^{1,2}
06	ASL	Direct Page	x	x	x	2	5 ^{2,5}
07	ORA	DP Indirect Long			x	2	6 ^{1,2}
08	PHP	Stack (Push)	x	x	x	1	3
09	ORA	Immediate	x	x	x	2*	2 ¹
0A	ASL	Accumulator	x	x	x	1	2
0B	PHD	Stack (Push)			x	1	4
0C	TSB	Absolute		x	x	3	6 ⁵
0D	ORA	Absolute	x	x	x	3	4 ¹
0E	ASL	Absolute	x	x	x	3	6 ⁵
0F	ORA	Absolute Long			x	4	5 ¹
10	BPL	Program Counter Relative	x	x	x	2	2 ^{7,8}
11	ORA	DP Indirect Indexed,Y	x	x	x	2	5 ^{1,2,3}
12	ORA	DP Indirect		x	x	2	5 ^{1,2}
13	ORA	SR Indirect Indexed,Y			x	2	7 ¹
14	TRB	Direct Page		x	x	2	5 ^{2,5}
15	ORA	DP Indexed,X	x	x	x	2	4 ^{1,2}
16	ASL	DP Indexed,X	x	x	x	2	6 ^{2,5}
17	ORA	DP Indirect Long Indexed,Y			x	2	6 ^{1,2}
18	CLC	Implied	x	x	x	1	2
19	ORA	Absolute Indexed,Y	x	x	x	3	4 ^{1,3}
1A	INC	Accumulator		x	x	1	2
1B	TCS	Implied			x	1	2
1C	TRB	Absolute		x	x	3	6 ⁵
1D	ORA	Absolute Indexed,X	x	x	x	3	4 ^{1,3}
1E	ASL	Absolute Indexed,X	x	x	x	3	7 ^{5,6}
1F	ORA	Absolute Long Indexed,X			x	4	5 ¹
20	JSR	Absolute	x	x	x	3	6
21	AND	DP Indexed Indirect,X	x	x	x	2	6 ^{1,2}

Continued.

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
22	JSR	Absolute Long			x	4	8
23	AND	Stack Relative			x	2	4 ¹
24	BIT	Direct Page	x	x	x	2	3 ^{1,2}
25	AND	Direct Page	x	x	x	2	3 ^{1,2}
26	ROL	Direct Page	x	x	x	2	5 ^{2,5}
27	AND	DP Indirect Long			x	2	6 ^{1,2}
28	PLP	Stack (Pull)	x	x	x	1	4
29	AND	Immediate	x	x	x	2*	2 ¹
2A	ROL	Accumulator	x	x	x	1	2
2B	PLD	Stack (Pull)			x	1	5
2C	BIT	Absolute	x	x	x	3	4 ¹
2D	AND	Absolute	x	x	x	3	4 ¹
2E	ROL	Absolute	x	x	x	3	6 ⁵
2F	AND	Absolute Long			x	4	5 ¹
30	BMI	Program Counter Relative	x	x	x	2	2 ^{7,8}
31	AND	DP Indirect Indexed, Y	x	x	x	2	5 ^{1,2,3}
32	AND	DP Indirect		x	x	2	5 ^{1,2}
33	AND	SR Indirect Indexed, Y			x	2	7 ¹
34	BIT	DP Indexed, X		x	x	2	4 ^{1,2}
35	AND	DP Indexed, X	x	x	x	2	4 ^{1,2}
36	ROL	DP Indexed, X	x	x	x	2	6 ^{2,5}
37	AND	DP Indirect Long Indexed, Y			x	2	6 ^{1,2}
38	SEC	Implied	x	x	x	1	2
39	AND	Absolute Indexed, Y	x	x	x	3	4 ^{1,3}
3A	DEC	Accumulator		x	x	1	2
3B	TSC	Implied			x	1	2
3C	BIT	Absolute Indexed, X		x	x	3	4 ^{1,3}
3D	AND	Absolute Indexed, X	x	x	x	3	4 ^{1,3}
3E	ROL	Absolute Indexed, X	x	x	x	3	7 ^{5,6}
3F	AND	Absolute Long Indexed, X			x	4	5 ¹
40	RTI	Stack/RTI	x	x	x	1	6 ⁹
41	EOR	DP Indexed Indirect, X	x	x	x	2	6 ^{1,2}
42	WDM				x	2 ¹⁶	16
43	EOR	Stack Relative			x	2	4 ¹
44	MVP	Block Move			x	3	13
45	EOR	Direct Page	x	x	x	2	3 ^{1,2}
46	LSR	Direct Page	x	x	x	2	5 ^{2,5}
47	EOR	DP Indirect Long			x	2	6 ^{1,2}
48	PHA	Stack (Push)	x	x	x	1	3 ¹
49	EOR	Immediate	x	x	x	2*	2 ¹
4A	LSR	Accumulator	x	x	x	1	2

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
4B	PHK	Stack (Push)			x	1	3
4C	JMP	Absolute	x	x	x	3	3
4D	EOR	Absolute	x	x	x	3	4 ¹
4E	LSR	Absolute	x	x	x	3	6 ⁵
4F	EOR	Absolute Long			x	4	5 ¹
50	BVC	Program Counter Relative	x	x	x	2	2 ^{7,8}
51	EOR	DP Indirect Indexed,Y	x	x	x	2	5 ^{1,2,3}
52	EOR	DP Indirect		x	x	2	5 ^{1,2}
53	EOR	SR Indirect Indexed,Y			x	2	7 ¹
54	MVN	Block Move			x	3	13
55	EOR	DP Indexed,X	x	x	x	2	4 ^{1,2}
56	LSR	DP Indexed,X	x	x	x	2	6 ^{2,5}
57	EOR	DP Indirect Long Indexed,Y			x	2	6 ^{1,2}
58	CLI	Implied	x	x	x	1	2
59	EOR	Absolute Indexed,Y	x	x	x	3	4 ^{1,3}
5A	PHY	Stack (Push)		x	x	1	3 ¹⁰
5B	TCD	Implied			x	1	2
5C	JMP	Absolute Long			x	4	4
5D	EOR	Absolute Indexed,X	x	x	x	3	4 ^{1,3}
5E	LSR	Absolute Indexed,X	x	x	x	3	7 ^{5,6}
5F	EOR	Absolute Long Indexed,X			x	4	5 ¹
60	RTS	Stack (RTS)	x	x	x	1	6
61	ADC	DP Indexed Indirect,X	x	x	x	2	6 ^{1,2,4}
62	PER	Stack (PC Relative Long)			x	3	6
63	ADC	Stack Relative			x	2	4 ^{1,4}
64	STZ	Direct Page		x	x	2	3 ^{1,2}
65	ADC	Direct Page	x	x	x	2	3 ^{1,2,4}
66	ROR	Direct Page	x	x	x	2	5 ^{2,5}
67	ADC	DP Indirect Long			x	2	6 ^{1,2,4}
68	PLA	Stack (Pull)	x	x	x	1	4 ¹
69	ADC	Immediate	x	x	x	2*	2 ^{1,4}
6A	ROR	Accumulator	x	x	x	1	2
6B	RTL	Stack (RTL)			x	1	6
6C	JMP	Absolute Indirect	x	x	x	3	5 ^{11,12}
6D	ADC	Absolute	x	x	x	3	4 ^{1,4}
6E	ROR	Absolute	x	x	x	3	6 ⁵
6F	ADC	Absolute Long			x	4	5 ^{1,4}
70	BVS	Program Counter Relative	x	x	x	2	2 ^{7,8}
71	ADC	DP Indirect Indexed,Y	x	x	x	2	5 ^{1,2,3,4}
72	ADC	DP Indirect		x	x	2	5 ^{1,2,4}

Continued.

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
73	ADC	SR Indirect Indexed,Y			x	2	7 ^{1,4}
74	STZ	Direct Page Indexed,X		x	x	2	4 ^{1,2}
75	ADC	DP Indexed,X	x	x	x	2	4 ^{1,2,4}
76	ROR	DP Indexed,X	x	x	x	2	6 ^{2,5}
77	ADC	DP Indirect Long Indexed,Y			x	2	6 ^{1,2,4}
78	SEI	Implied	x	x	x	1	2
79	ADC	Absolute Indexed,Y	x	x	x	3	4 ^{1,3,4}
7A	PLY	Stack/Pull		x	x	1	4 ¹⁰
7B	TDC	Implied			x	1	2
7C	JMP	Absolute Indexed Indirect		x	x	3	6
7D	ADC	Absolute Indexed,X	x	x	x	3	4 ^{1,3,4}
7E	ROR	Absolute Indexed,X	x	x	x	3	7 ^{5,6}
7F	ADC	Absolute Long Indexed,X			x	4	5 ^{1,4}
80	BRA	Program Counter Relative		x	x	2	3 ⁸
81	STA	DP Indexed Indirect,X	x	x	x	2	6 ^{1,2}
82	BRL	Program Counter Relative Long			x	3	4
83	STA	Stack Relative			x	2	4 ¹
84	STY	Direct Page	x	x	x	2	3 ^{2,10}
85	STA	Direct Page	x	x	x	2	3 ^{1,2}
86	STX	Direct Page	x	x	x	2	3 ^{2,10}
87	STA	DP Indirect Long			x	2	6 ^{1,2}
88	DEY	Implied	x	x	x	1	2
89	BIT	Immediate		x	x	2*	2 ¹
8A	TXA	Implied	x	x	x	1	2
8B	PHB	Stack (Push)			x	1	3
8C	STY	Absolute	x	x	x	3	4 ¹⁰
8D	STA	Absolute	x	x	x	3	4 ¹
8E	STX	Absolute	x	x	x	3	4 ¹⁰
8F	STA	Absolute Long			x	4	5 ¹
90	BCC	Program Counter Relative	x	x	x	2	2 ^{7,8}
91	STA	DP Indirect Indexed,Y	x	x	x	2	6 ^{1,2}
92	STA	DP Indirect		x	x	2	5 ^{1,2}
93	STA	SR Indirect Indexed,Y			x	2	7 ¹
94	STY	Direct Page Indexed,X	x	x	x	2	4 ^{2,10}
95	STA	DP Indexed,X	x	x	x	2	4 ^{1,2}
96	STX	Direct Page Indexed,Y	x	x	x	2	4 ^{2,10}
97	STA	DP Indirect Long Indexed,Y			x	2	6 ^{1,2}
98	TYA	Implied	x	x	x	1	2
99	STA	Absolute Indexed,Y	x	x	x	3	5 ¹
9A	TXS	Implied	x	x	x	1	2
9B	TXY	Implied			x	1	2

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
9C	STZ	Absolute		x	x	3	4 ¹
9D	STA	Absolute Indexed,X	x	x	x	3	5 ¹
9E	STZ	Absolute Indexed,X		x	x	3	5 ¹
9F	STA	Absolute Long Indexed,X			x	4	5 ¹
A0	LDY	Immediate	x	x	x	2+	2 ¹⁰
A1	LDA	DP Indexed Indirect,X	x	x	x	2	6 ^{1,2}
A2	LDX	Immediate	x	x	x	2+	2 ¹⁰
A3	LDA	Stack Relative			x	2	4 ¹
A4	LDY	Direct Page	x	x	x	2	3 ^{2,10}
A5	LDA	Direct Page	x	x	x	2	3 ^{1,2}
A6	LDX	Direct Page	x	x	x	2	3 ^{2,10}
A7	LDA	DP Indirect Long			x	2	6 ^{1,2}
A8	TAY	Implied	x	x	x	1	2
A9	LDA	Immediate	x	x	x	2*	2 ¹
AA	TAX	Implied	x	x	x	1	2
AB	PLB	Stack (Pull)			x	1	4
AC	LDY	Absolute	x	x	x	3	4 ¹⁰
AD	LDA	Absolute	x	x	x	3	4 ¹
AE	LDX	Absolute	x	x	x	3	4 ¹⁰
AF	LDA	Absolute Long			x	4	5 ¹
B0	BCS	Program Counter Relative	x	x	x	2	2 ^{7,8}
B1	LDA	DP Indirect Indexed,Y	x	x	x	2	5 ^{1,2,3}
B2	LDA	DP Indirect		x	x	2	5 ^{1,2}
B3	LDA	SR Indirect Indexed,Y			x	2	7 ¹
B4	LDY	DP Indexed,X	x	x	x	2	4 ^{2,10}
B5	LDA	DP Indexed,X	x	x	x	2	4 ^{1,2}
B6	LDX	DP Indexed,Y	x	x	x	2	4 ^{2,10}
B7	LDA	DP Indirect Long Indexed,Y			x	2	6 ^{1,2}
B8	CLV	Implied	x	x	x	1	2
B9	LDA	Absolute Indexed,Y	x	x	x	3	4 ^{1,3}
BA	TSX	Implied	x	x	x	1	2
BB	TYX	Implied			x	1	2
BC	LDY	Absolute Indexed,X	x	x	x	3	4 ^{3,10}
BD	LDA	Absolute Indexed,X	x	x	x	3	4 ^{1,3}
BE	LDX	Absolute Indexed,Y	x	x	x	3	4 ^{3,10}
BF	LDA	Absolute Long Indexed,X			x	4	5 ¹
C0	CPY	Immediate	x	x	x	2+	2 ¹⁰
C1	CMP	DP Indexed Indirect,X	x	x	x	2	6 ^{1,2}
C2	REP	Immediate			x	2	3
C3	CMP	Stack Relative			x	2	4 ¹

Continued.

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
C4	CPY	Direct Page	x	x	x	2	3 ^{2,10}
C5	CMP	Direct Page	x	x	x	2	3 ^{1,2}
C6	DEC	Direct Page	x	x	x	2	5 ^{2,5}
C7	CMP	DP Indirect Long			x	2	6 ^{1,2}
C8	INY	Implied	x	x	x	1	2
C9	CMP	Immediate	x	x	x	2*	2 ¹
CA	DEX	Implied	x	x	x	1	2
CB	WAI	Implied			x	1	3 ¹⁵
CC	CPY	Absolute	x	x	x	3	4 ¹⁰
CD	CMP	Absolute	x	x	x	3	4 ¹
CE	DEC	Absolute	x	x	x	3	6 ⁵
CF	CMP	Absolute Long			x	4	5 ¹
D0	BNE	Program Counter Relative	x	x	x	2	2 ^{7,8}
D1	CMP	DP Indirect Indexed, Y	x	x	x	2	5 ^{1,2,3}
D2	CMP	DP Indirect		x	x	2	5 ^{1,2}
D3	CMP	SR Indirect Indexed, Y			x	2	7 ¹
D4	PEI	Stack (Direct Page Indirect)			x	2	6 ²
D5	CMP	DP Indexed, X	x	x	x	2	4 ^{1,2}
D6	DEC	DP Indexed, X	x	x	x	2	6 ^{2,5}
D7	CMP	DP Indirect Long Indexed, Y			x	2	6 ^{1,2}
D8	CLD	Implied	x	x	x	1	2
D9	CMP	Absolute Indexed, Y	x	x	x	3	4 ^{1,3}
DA	PHX	Stack (Push)		x	x	1	3 ¹⁰
DB	STP	Implied			x	1	3 ¹⁴
DC	JMP	Absolute Indirect Long			x	3	6
DD	CMP	Absolute Indexed, X	x	x	x	3	4 ^{1,3}
DE	DEC	Absolute Indexed, X	x	x	x	3	7 ^{5,6}
DF	CMP	Absolute Long Indexed, X			x	4	5 ¹
E0	CPX	Immediate	x	x	x	2+	2 ¹⁰
E1	SBC	DP Indexed Indirect, X	x	x	x	2	6 ^{1,2,4}
E2	SEP	Immediate			x	2	3
E3	SBC	Stack Relative			x	2	4 ^{1,4}
E4	CPX	Direct Page	x	x	x	2	3 ^{2,10}
E5	SBC	Direct Page	x	x	x	2	3 ^{1,2,4}
E6	INC	Direct Page	x	x	x	2	5 ^{2,5}
E7	SBC	DP Indirect Long			x	2	6 ^{1,2,4}
E8	INX	Implied	x	x	x	1	2
E9	SBC	Immediate	x	x	x	2*	2 ^{1,4}
EA	NOP	Implied	x	x	x	1	2
EB	XBA	Implied			x	1	3
EC	CPX	Absolute	x	x	x	3	4 ¹⁰

Hex	Opcode		Available on:			# of Bytes	# of Cycles
	Mnemonic	Addressing Mode	6502	65C02	65802/816		
ED	SBC	Absolute	x	x	x	3	4 ^{1,4}
EE	INC	Absolute	x	x	x	3	6 ⁵
EF	SBC	Absolute Long			x	4	5 ^{1,4}
F0	BEQ	Program Counter Relative	x	x	x	2	2 ^{7,8}
F1	SBC	DP Indirect Indexed,Y	x	x	x	2	5 ^{1,2,3,4}
F2	SBC	DP Indirect		x	x	2	5 ^{1,2,4}
F3	SBC	SR Indirect Indexed,Y			x	2	7 ^{1,4}
F4	PEA	Stack (Absolute)			x	3	5
F5	SBC	DP Indexed,X	x	x	x	2	4 ^{1,2,4}
F6	INC	DP Indexed,X	x	x	x	2	6 ^{2,5}
F7	SBC	DP Indirect Long Indexed,Y			x	2	6 ^{1,2,4}
F8	SED	Implied	x	x	x	1	2
F9	SBC	Absolute Indexed,Y	x	x	x	3	4 ^{1,3,4}
FA	PLX	Stack/Pull		x	x	1	4 ¹⁰
FB	XCE	Implied			x	1	2
FC	JSR	Absolute Indexed Indirect			x	3	8
FD	SBC	Absolute Indexed,X	x	x	x	3	4 ^{1,3,4}
FE	INC	Absolute Indexed,X	x	x	x	3	7 ^{5,6}
FF	SBC	Absolute Long Indexed,X			x	4	5 ^{1,4}

* Add 1 byte if m = 0 (16-bit memory/accumulator)

** opcode is 1 byte, but program counter value pushed onto stack is incremented by 2 allowing for optional signature byte

+ Add 1 byte if x = 0 (16-bit index registers)

¹ Add 1 cycle if m = 0 (16-bit memory/accumulator)

² Add 1 cycle if low byte of Direct Page register is other than zero (DL < > 0)

³ Add 1 cycle if adding index crosses a page boundary

⁴ Add 1 cycle if 65C02 and d = 1 (decimal mode, 65C02)

⁵ Add 2 cycles if m = 0 (16-bit memory/accumulator)

⁶ Subtract 1 cycle if 65C02 and no page boundary crossed

⁷ Add 1 cycle if branch is taken

⁸ Add 1 more cycle if branch taken crosses page boundary on 6502, 65C02, or 65816/65802's 6502 emulation mode (e = 1)

⁹ Add 1 cycle for 65802/65816 native mode (e = 0)

¹⁰ Add 1 cycle if x = 0 (16-bit index registers)

¹¹ Add 1 cycle if 65C02

¹² 6502: If low byte of operand is \$FF (i.e., operand is \$xxFF): yields incorrect result

¹³ 7 cycles per byte moved

¹⁴ Uses 3 cycles to shut the processor down; additional cycles are required by reset to restart it

¹⁵ Uses 3 cycles to shut the processor down; additional cycles are required by interrupt to restart it

¹⁶ Byte and cycle counts subject to change in future processors which expand WDM into 2-byte opcode portions of instructions of varying lengths

Opcodes Reference Chart

Mne-monic	Operation	# const	Immediate	Absolute	Absolute *	Direct	Accumulator	Implied	DP Indirect Indexed,Y	DP*	DP Indexed Long Indexed,Y	DP	DP Indexed,X	DP Indexed,Y	Absolute Indexed,X
			addr	long	Page (DP)	dp				Indirect, Y		Indirect,X			
			1 ~ #	2 ~ #	3 ~ #	4 ~2 #				5 ~ #		6 ~ #			
ADC	A+M+C→A	(1)(4)	69 2 2*	8D 4 3	6F 5 4	65 3 2			71 5 ³ 2	77 6 2	61 6 2	75 4 2			7D 4 ³ 3
AND	A∧M→A	(1)	29 2 2*	2D 4 3	2F 5 4	25 3 2			31 5 ³ 2	37 6 2	21 6 2	35 4 2			3D 4 ³ 3
ASL	C←[157 0]←0			0E 6 ⁵ 3		06 5 ⁵ 2	0A 2 1					16 6 ⁵ 2			1E 7 ^{5,6} 3
BCS	Branch if C = 0 (BLT)	(7)													
BCS	Branch if C = 1 (BGE)	(7)													
BEQ	Branch if Z = 1	(7)													
BIT	A∧M	(1)	89 2 2*	2C 4 3		24 3 2						34 4 2			3C 4 ³ 3
BMI	Branch if N = 1	(7)													
BNE	Branch if Z = 0	(7)													
BPL	Branch if N = 0	(7)													
BRA	Branch always														
BRK	Break	(9)													
BRL	Branch long always														
BVC	Branch if V = 0	(7)													
BVS	Branch if V = 1	(7)													
CLC	0→C							18 2 1							
CLD	0→D							08 2 1							
CLJ	0→I							58 2 1							
CLV	0→V							88 2 1							
CMP	A-M	(1)	09 2 2*	CD 4 3	CF 5 4	C5 3 2			D1 5 ³ 2	D7 6 2	C1 6 2	D5 4 2			DD 4 ³ 3
COP	Co-processor	(9)													
CPX	X-M	(10)	E0 2 2*	EC 4 3		E4 3 2									
CPY	Y-M	(10)	00 2 2*	CC 4 3		C4 3 2									
DEC	Decrement			CE 6 ⁵ 3		06 5 ⁵ 2	3A 2 1					D6 6 ⁵ 2			DE 7 ^{5,6} 3
DEX	X-1→X							CA 2 1							
DEY	Y-1→Y							8E 2 1							
EOR	A∨M→A	(1)	49 2 2*	4D 4 3	4F 5 4	45 3 2	1A 2 1		51 5 ³ 2	57 6 2	41 6 2	55 4 2			5D 4 ³ 3
INC	Increment			EE 6 ⁵ 3		E6 5 ⁵ 2		EB 2 1				FB 6 ⁵ 2			FE 7 ^{5,6} 3
INX	X+1→X							CB 2 1							
INY	Y+1→Y														
JMP	Jump to new location			4C 3 3	5C 4 4										
JSL	Jump long to subroutine				22 8 4										
JSR	Jump to subroutine			20 6 3											
LDA	M→A	(1)	A9 2 2*	AD 4 3	AF 5 4	A5 3 2			B1 5 ³ 2	B7 6 2	A1 6 2	B5 4 2			BD 4 ³ 3
LDX	M→X	(10)	A2 2 2*	AE 4 3		A6 3 2									
LDY	M→Y	(10)	A0 2 2*	AC 4 3		A4 3 2						B4 4 2			BC 4 ³ 3
LSR	0→[157 0]←C			4E 6 ⁵ 3		46 5 ⁵ 2	4A 2 1					56 6 ⁵ 2			5E 7 ^{5,6} 3
MVN	M→M Backward (start byte first)														
MVP	M→M Forward (end byte first)														
NOP	No operation							EA 2 1							
ORA	A∨M→A	(1)	09 2 2*	0D 4 3	0F 5 4	05 3 2			11 5 ³ 2	17 6 2	01 6 2	15 4 2			1D 4 ³ 3
PEA	M(pc+2)→M(s); M(pc+1)→M(s-1) S-2→S														
PEI	M(d+1)→M(s); M(d)→M(s-1) S-2→S	(2)													
PER	PC+r1+3→M(s); M(s-1) S-2→S														
PHA	A→M(s); S-2→S or S-1→S	(1)													
PHB	DBR→M(s); S-1→S														
PHD	D→M(s); M(s-1); S-2→S														
PHK	PBR→M(s); S-1→S														
PHP	P→M(s); S-1→S														
PHX	X→M(s); S-1→S or S-2→S	(10)													
PHY	Y→M(s); S-1→S or S-2→S	(10)													
PLA	S+1→S or S+2→S; M(s)→A	(1)													
PLB	S+1→S; M(s)→DBR														
PLD	S+2→S; M(s-1); M(s)→D														
PLP	S+1→S; M(s)→P														
PLX	S+1→S or S+2→S; M(s)→X	(10)													
PLY	S+1→S or S+2→S; M(s)→Y	(10)													
REP	M(pc+1)∧P→P		C2 3 2												
ROL	[157 0]←C←[157 0]			2E 6 ⁵ 3		26 5 ⁵ 2	2A 2 1					36 6 ⁵ 2			3E 7 ^{5,6} 3
ROR	[157 0]←C←[157 0]			6E 6 ⁵ 3		66 5 ⁵ 2	6A 2 1					76 6 ⁵ 2			7E 7 ^{5,6} 3
RTI	Return from interrupt	(9)													
RTL	Return from subroutine long														
RTS	Return from subroutine														
SBC	A-M-C→A	(1)(4)	E9 2 2*	ED 4 3	EF 5 4	E5 3 2			F1 5 ³ 2	F7 6 2	E1 6 2	F5 4 2			FD 4 ³ 3
SEC	1→C							36 2 1							
SED	1→D							F8 2 1							
SEI	1→I							78 2 1							
SEP	M(pc+1)∨P→P		E2 3 2												
STA	A→M	(1)		8D 4 3	8F 5 4	85 3 2			91 6 2	97 6 2	81 6 2	95 4 2			9D 5 3

Opcodes Reference Chart

Absolute* Long Indexed,X	Absolute Indexed,Y	PC Relative label	Absolute* Indirect Long [addr]	Absolute Indirect [addr]	DP* Indirect [dp]	DP* Indirect Long [dp]	Absolute Indexed Indirect [addr,X]	Stack	Stack* Relative (SR)	SR* Indirect Indexed,Y (sr,S),Y	Block Move srcbk,destbk	Processor Status Code							Mne- monic E = 0 E = 1		
												7	6	5	4	3	2	1		0	
13 ~ #	14 ~ #	15 ~8 #	17 ~ #	17 ~ #	18 ~2 #	19 ~2 #	20 ~ #	21 ~ #	22 ~ #	23 ~ #	24 ~13 #	N	V	M	X	D	I	Z	C		
7F 5 4 3F 5 4	79 4 ³ 3 39 4 ³ 3				72 5 2 32 5 2	67 6 2 27 6 2				63 4 2 23 4 2	73 7 2 33 7 2								Z C	ADC AND ASL BCS	
		90 2 2 B0 2 2																			BEO
		F0 2 2 30 2 2 D0 2 2 10 2 2																		Z	(17) BIT BMI BNE BPL
		80 3 2 82 4 3 50 2 2 70 2 2							00 7 2**												● BRA (18) BRK * BRL BVC BVS
DF 5 4	D9 4 ³ 3				D2 5 2	C7 6 2			C3 4 2	D3 7 2										0	CLC CLD CLI CLV CMP
								02 7 2**												0 1	* COP CPX CPY DEC DEX
5F 5 4	59 4 ³ 3				52 5 2	47 6 2			43 4 2	53 7 2											DEY EOR INC INX INY
			DC 6 3	8C 5 ^{11,12} 3			7C* 6 3														* JMP JSL JSR LDA
BF 5 4	B9 4 ³ 3 BE 4 ³ 3				B2 5 2	A7 6 2	FC* 8 3		A3 4 2	B3 7 2											LDX LDY LSR * MVN * MVP
1F 5 4	19 4 ³ 3				12 5 2	07 6 2		F4 5 3 D4 6 2 62 6 3	03 4 2	13 7 2											NOP ORA * PEA * PEI * PER
								48 3 1 8B 3 1 0B 4 1 4B 3 1 0B 3 1													* PHA * PHB * PHD * PHK PHP
								DA 3 1 5A 3 1 68 4 1 AB 4 1 2B 5 1													● PHX ● PHY PLA * PLB * PLD
								28 4 1 FA 4 1 7A 4 1													PLP ● PLX ● PLY * REP ROL
FF 5 4	F9 4 ³ 3				F2 5 2	E7 6 2		40 6 1 6B 6 1 60 6 1	E3 4 2	F3 7 2											ROR RTI * RTL RTS SBC
9F 5 4	99 5 3				92 5 2	87 6 2			83 4 2	93 7 2										1	SEC SED SEI * SEP STA


Opcodes Reference Chart—(continued)

Mnemonic	Operation	Immediate		Absolute		Absolute* Long		Direct Page (DP)		Accumulator		Implied		DP Indirect Indexed, Y		DP* Indirect Long Indexed, Y		DP Indexed Indirect, X		DP Indexed, X		DP Indexed, Y		Absolute Indexed, X				
		# const	addr	addr	long	dp	A			(dp), Y	[dp], Y	(dp), X	dp, X	dp, Y	addr, X													
		1 ~ #	2 ~ #	3 ~ #	4 ~2 #	5 ~ #	6 ~ #	7 ~2 #	8 ~2 #	9 ~2 #	10 ~2 #	11 ~2 #	12 ~ #															
STP	Stop (1 → φ2)	(14)										DB	3	1														
STX	X → M	(10)		8E	4	3		86	3	2																		
STY	Y → M	(10)		8C	4	3		84	3	2											94	4	2		96	4	2	
STZ	00 → M	(1)		9C	4	3		64	3	2											74	4	2			9E	5	3
TAX	A → X											AA	2	1														
TAY	A → Y											A8	2	1														
TCD	C → D											5B	2	1														
TCS	C → S											1B	2	1														
TDC	D → C											7B	2	1														
TRB	AVM → M	(5)		1C	6	3		14	5	2																		
TSB	AVM → M	(5)		0C	6	3		04	5	2																		
TSC	S → C											3B	2	1														
TSX	S → X											BA	2	1														
TXA	X → A											8A	2	1														
TXS	X → S											9A	2	1														
TXY	X → Y											9B	2	1														
TYA	Y → A											96	2	1														
TYX	Y → X											BB	2	1														
WAI	0 → RDY	(15)										CB	3	1														
WDM	No operation (reserved)	(16)										42	2	16														
XBA	B ↔ A											EB	3	1														
XCE	C ↔ E											FB	2	1														

Processor

- Opcode or instruction first introduced on the 65C02
- * Opcode or instruction first introduced on the 65816/65802 (not marked: first introduced on the NMOS 6502)

Addressing mode box:



Operation column:

- A Accumulator
- X Index register X
- Y Index register Y
- M Contents of memory location specified by effective address
- M(d) Contents of direct page memory location pointed to by operand
- M(s) Contents of memory location pointed to by stack pointer
- M(pc) Current opcode pointed to by the program counter
- PC Memory location of current opcode pointed to by the program counter
- rl Two-byte operand of relative long addressing mode instruction
- + Add
- Subtract
- ^ And
- v Or
- ⊕ Exclusive Or
- Logical complement of a value or status bit (\bar{A} indicates the complement of the value in the accumulator)
- φ2 Phase 2 clock (hardware signal)
- RDY Ready (hardware signal)

Opcodes Reference Chart—(continued)

Absolute* Long Indexed,X	Absolute Indexed,Y	PC Relative	Absolute Indirect Long	Absolute Indirect	DP* Indirect	DP* Indirect Long	Absolute Indexed Indirect	Stack	Stack* Relative (SR)	SR* Indirect Indexed,Y	Block Move	Processor Status Code								Mne- monic	
												7	6	5	4	3	2	1	0		E = 0
long,X	addr,Y	label	[addr]	(addr)	(dp)	[dp]	(addr,X)		sr,S	(sr,S),Y	srcbk_destbk	N	V	M	X	D	I	Z	C	E = 1	
13 ~ #	14 ~ #	15 ~ ⁸ #	16 ~ #	17 ~ #	18 ~ ² #	19 ~ ² #	20 ~ #	21 ~ #	22 ~ #	23 ~ #	24 ~ ¹³ #	N	V	1	B	D	I	Z	C	E = 1	
												★ STP
												★ STX
												★ STY
												● STZ
												N	Z	★ TAX
												N	Z	★ TAY
												N	Z	★ TCD
												N	Z	★ TCS
												N	Z	★ TDC
												Z	● TRB
												Z	● TSB
												N	Z	★ TSC
												N	Z	★ TSX
												N	Z	★ TXA
												★ TXS
												N	Z	★ TXY
												N	Z	★ TYA
												N	Z	★ TYX
												★ WAI
												★ WDM
												N	Z	★ XBA
												★ XCE

Bytes, cycles, and status codes:

- * Add 1 byte if M=0 (16-bit memory/accumulator)
- ** opcode is 1 byte, but program counter value pushed onto stack is incremented by 2 allowing for optional signature byte
- + Add 1 byte if x=0 (16-bit index registers)
- n number of bytes moved
- ¹ Add 1 cycle if m=0 (16-bit memory/accumulator)
- ² Add 1 cycle if low byte of Direct Page register is other than zero (DL<>0)
- ³ Add 1 cycle if adding index crosses a page boundary
- ⁴ Add 1 cycle if 65C02 and d=1 (decimal mode, 65C02)
- ⁵ Add 2 cycles if m=0 (16-bit memory/accumulator)
- ⁶ Subtract 1 cycle if 65C02 and no page boundary crossed
- ⁷ Add 1 cycle if branch is taken
- ⁸ Add 1 more cycle if branch taken crosses page boundary on 6502, 65C02, or 65816/65802's 6502 emulation mode (e=1)
- ⁹ Add 1 cycle for 65802/65816 native mode (e=0)
- ¹⁰ Add 1 cycle if x=0 (16-bit index registers)
- ¹¹ Add 1 cycle if 65C02
- ¹² 6502: If low byte of *addr* is \$FF (i.e., *addr* is \$xxFF): yields incorrect result
- ¹³ 7 cycles per byte moved
- ¹⁴ Uses 3 cycles to shut the processor down; additional cycles are required by reset to restart it
- ¹⁵ Uses 3 cycles to shut the processor down; additional cycles are required by interrupt to restart it
- ¹⁶ Byte and cycle counts subject to change in future processors which expand WDM into 2-byte opcode portions of instructions of varying lengths
- ¹⁷ BIT: immediate n and v flags not affected; if m=0, m(15) →n and M(14) →v; if m=1, M(7) →n and M(6) →v
- ¹⁸ BRK: if b=1 in pushed status register (6502, 65C02 and emulation mode e=1), then interrupt was caused by software BRK; if 6502, d is unaffected by BRK; if 65C02 or 65816/65802, d is 0 after BRK

Opcode Matrix

MSD		LSD																MSD																																																																																																																																																																																																																																																						
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																																																																																																																																																																																																																																									
BRKs 2 7	ORA (d,x) 2 6	COPs 2 7	ORA d,s 2 4	TSB d 2 5	ORA d 2 3	ASL d 2 5	ORA [d] 2 6	PHPs 1 3	ORA # 2 2	ASL a 1 2	PHDs 1 4	TSB a 3 6	ORA a 3 4	ASL a 3 6	ORA al 4 5	0	BPLr 2 2	ORA (d),y 2 5	ORA (d,s),y 2 7	TRB d 2 5	ORA d,x 2 4	ASL d,x 2 6	ORA [d],y 2 6	CLC i 1 2	ORA a,y 3 4	INCA 1 2	TCS i 1 2	TRB a 3 6	ORA a,x 3 4	ASL a,x 4 5	1	JSR a 3 6	AND (d,x) 2 6	JSL al 4 8	AND d,s 2 4	BIT d 2 3	ROL d 2 5	PLPs 1 4	AND # 2 2	ROL a 1 2	PLDs 1 5	BIT a 3 4	AND a 3 4	ROL a 3 6	AND al 4 5	2	BMIr 2 2	AND (d),y 2 5	AND (d,s),y 2 7	BIT d,x 2 4	ROL d,x 2 6	SEC i 1 2	AND a,y 3 4	DEC a 1 2	TSC i 1 2	BIT a,x 3 4	ROL a,x 3 7	AND al,x 4 5	3	RTIs 1 6	EOR (d,x) 2 6	WDM 2 7	EOR d,s 2 4	MVP x,y 3 7	EOR d 2 3	LSR d 2 5	EOR [d] 2 6	PHAs 1 3	EOR # 2 2	LSR a 1 2	PHKs 1 3	JMP a 3 3	EOR a 3 4	LSR a 3 6	EOR al 4 5	4	BVCr 2 2	EOR (d),y 2 5	EOR (d,s),y 2 7	MVN x,y 3 7	EOR d,x 2 4	LSR d,x 2 6	EOR [d],y 2 6	CLC i 1 2	EOR a,y 3 4	PHYs 1 3	TCD i 1 2	JMP al 4 4	EOR a,x 3 4	LSR a,x 3 7	EOR al,x 4 5	5	RTSs 1 6	ADC (d,x) 2 6	PERs 3 6	ADC d,s 2 4	STZ d 2 3	ROR d 2 5	ADC [d] 2 6	PLAs 1 4	ADC # 2 2	ROR a 1 2	RTLs 1 6	JMP (a) 3 5	ADC a 3 4	ROR a 3 6	ADC al 4 5	6	BVSR 2 2	ADC (d),y 2 5	ADC (d,s),y 2 7	STZ d,x 2 4	ROR d,x 2 6	ADC [d],y 2 6	SEI i 1 2	ADC a,y 3 4	PLYs 1 4	TDC i 1 2	JMP (a,x) 3 6	ADC a,x 3 4	ROR a,x 3 7	ADC al,x 4 5	7	BRAr 2 3	STA (d,x) 2 6	BRLr i 3 4	STA d,s 2 4	STY d 2 3	STX d 2 3	STA [d] 2 6	DEY i 1 2	BIT # 2 2	TXA i 1 2	PHBs 1 3	STY a 3 4	STA a 3 4	STX a 3 4	STA al 4 5	8	BCCr 2 2	STA (d),y 2 6	STA (d,s),y 2 7	STA d,x 2 4	STY d,x 2 4	STX d,y 2 4	STA [d],y 2 6	TYA i 1 2	STA a,y 3 5	TXS i 1 2	TXY i 1 2	STZ a 3 4	STA a,x 3 5	STZ a,x 3 5	STA al,x 4 5	9	LDY # 2 2	LDA (d,x) 2 6	LDX # 2 2	LDA d,s 2 4	LDY d 2 3	LDX d 2 3	LDA [d] 2 6	TAY i 1 2	LDA # 2 2	TAX i 1 2	PLBs 1 4	LDY a 3 4	LDA a 3 4	LDX a 3 4	LDA al 4 5	A	BCSR 2 2	LDA (d),y 2 5	LDA (d,s),y 2 7	LDY d,x 2 4	LDX d,x 2 4	LDA [d],y 2 6	CLV i 1 2	LDA a,y 3 4	TSX i 1 2	TYX i 1 2	LDY a,x 3 4	LDA a,x 3 4	LDX a,y 3 4	LDA al,x 4 5	B	CPY # 2 2	CMP (d,x) 2 6	REP # 2 3	CMP d,s 2 4	CPY d 2 3	DEC d 2 5	CMP [d] 2 6	INY i 1 2	CMP # 2 2	DEX i 1 2	WAI i 1 3	CPY a 3 4	CMP a 3 4	DEC a 3 6	CMP al 4 5	C	BNEr 2 2	CMP (d),y 2 5	CMP (d,s),y 2 7	PEIs 2 6	DEC d,x 2 6	CMP [d],y 2 6	CLD i 1 2	CMP a,y 3 4	PHXs 1 3	STP i 1 3	JML (a) 3 6	CMP a,x 3 4	DEC a,x 3 7	CMP al,x 4 5	D	CPX # 2 2	SBC (d,x) 2 6	SEP # 2 3	SBC d,s 2 4	CPX d 2 3	INC d 2 5	SBC [d] 2 6	INX i 1 2	SBC # 2 2	XBA i 1 3	CPX a 3 4	SBC a 3 4	INC a 3 6	SBC al 4 5	E	BEQR 2 2	SBC (d),y 2 5	SBC (d,s),y 2 7	PEAs 3 5	SBC d,x 2 4	INC d,x 2 6	SBC [d],y 2 6	SED i 1 2	SBC a,y 3 4	PLXs 1 4	XCE i 1 2	JSR (a,x) 3 8	SBC a,x 3 4	INC a,x 3 7	SBC al,x 4 5	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

Op Code Matrix Legend

INSTRUCTION MNEMONIC	★ = New W65C816/802 Opcodes ● = New W65C02 Opcodes Blank = NMOS 6502 Opcodes	ADDRESSING MODE BASE NO. BYTES
-------------------------	--	---

symbol	addressing mode	symbol	addressing mode
#	immediate	[d]	direct indirect long
A	accumulator	[d],y	direct indirect long indexed
r	program counter	a	absolute
rl	relative	a,x	absolute indexed (with x)
i	implied	a,y	absolute indexed (with y)
s	stack	al	absolute long
d	direct	al,x	absolute long indexed
d,x	direct indexed (with x)	d,s	stack relative
d,y	direct indexed (with y)	(d,s),y	stack relative indirect indexed
(d)	direct indirect	(a)	absolute indirect
(d,x)	direct indexed indirect	(a,x)	absolute indexed indirect
(d),y	direct indirect indexed	xyz	block move